5

10

15

20

30

35

## Claims

- 1. An integrated semiconductor apparatus having
  - a large number of generators (G\_A, G\_B, G\_X) for producing predetermined generator signals, with each of the generators (G\_A, G\_B, G\_X) having a trimming unit with a trimming signal input (22\_A, 22\_B, 22\_X) for receiving digital trimming data (TRM<i>), and the trimming unit being designed for trimming the generator signals that are produced, as a function of the trimming data (TRM<i>);
    - at least one fuse block device (10) having
      - -- a large number of fuses (12) which are designed for nonvolatile storage of the trimming data (TRM<i>) for trimming the large number of generators (G\_A, G\_B, G X),
      - -- a parallel/serial converter (14) which is connected to the fuses (12) and to a timer (16) for signaling purposes and is designed to read the trimming data (TRM<i>) from the fuses (12) in parallel and to emit it in serial form via a fuse block trimming output (14\_Q) to the fuse block device (14) in time (CLK) with the timer (16);
- in which
  - each of the generators (G\_A, G\_B, G\_X) has a trimming signal output (28\_A, 28\_B, 28\_X) and a large number of memory flipflops (24) which connect the trimming signal input (22\_A, 22\_B, 22\_X) of the generator (G\_A, G\_B, G\_X) to its trimming signal output (28\_A, 28\_B, 28\_X), and
  - the memory flipflops (24) of the trimming units are connected to the fuse block trimming output (14\_Q) in the form of a shift register chain for serial transmission of the trimming data (TRM<i>) from the

fuse block device (10) to the generators ( $G_A$ ,  $G_B$ ,  $G_X$ ).

- The integrated semiconductor apparatus as claimed in claim 1, in which the trimming signal input (22\_A) is connected from one of the generators (G\_A) to the fuse block trimming output (14\_Q), and the trimming signal inputs (22\_B, 22\_X) of the other generators (G\_B, G\_X) are each connected in the form of a chain to one, and only one, of the trimming signal outputs (28\_A, 28\_B).
- 3. The integrated semiconductor apparatus as claimed in claim 1 or 2, in which the generators (G\_A, G\_B, G\_X) are voltage generators and the generator signals are output voltages, and the trimming units are designed for trimming the output voltage as a function of the trimming data (TRM<i>).
- The integrated semiconductor apparatus as claimed in claim 1 or 2, in which the generators (G\_A, G\_B, G\_X) are delay generators and the generator signals are signals which are delayed in time with respect to a reference signal, and the trimming units are designed for trimming the time delay of the time-delayed signal as a function of the trimming data (TRM<i>).
- 5. The integrated semiconductor apparatus as claimed in one of the preceding claims, in which the fuse block device (10) has a fuse block clock output for emitting the clock (CLK) from the timer (16), and the fuse block clock output is connected to clock inputs (26\_A, 26\_B, 26\_X) of the generators (G\_A, G\_B, G\_X) for signaling purposes.

6. The integrated semiconductor apparatus as claimed in one of claims 1 to 4, in which the parallel/serial converter (14) is designed to emit the trimming data (TRM<i>) in a pulse-width modulated form.

5

- 7. The integrated semiconductor apparatus as claimed in one of the preceding claims, in which the fuses (12) are electrically or laser-programmable.
- 10 8. The integrated semiconductor apparatus as claimed in one of the preceding claims, in which the semiconductor apparatus is an integrated semiconductor memory.
- 15 9. The integrated semiconductor apparatus as claimed in one of the preceding claims, in which the semiconductor apparatus is integrated an logic circuit.